Systolic Architectures for Soft Computing Algorithms

摘要

In the last decade various soft computing techniques have been developed. They include neural networks, fuzzy systems, evolutionary algorithms, rough sets and others. In many applications it is desirable that soft computing techniques are implemented in parallel VLSI structures based on systolic arrays. In this paper we present the systolic implementations of the UD RLS learning algorithms for feed-forward neural networks and for probabilistic neural networks.