首页> 外文会议>International Conference on Neural Interface and Control; 20050526-28; Wuhan(CN) >Circuit Design and Simulation of a CMOS-Based Preamplifier for Brain Neural Signals
【24h】

Circuit Design and Simulation of a CMOS-Based Preamplifier for Brain Neural Signals

机译:基于CMOS的脑神经信号前置放大器的电路设计和仿真

获取原文
获取原文并翻译 | 示例

摘要

A novel CMOS-based preamplifier for amplifying brain neural signal obtained by scalp electrodes in brain-computer interface (BCI) is presented in this paper. By means of constructing effective equivalent input circuit structure of the preamplifier, two capacitors of 5 pF are included to realize the DC suppression compared to conventional preamplifiers. Then this preamplifier is designed and simulated using the standard 0.6 μm CMOS process technology model parameters with a supply voltage of 5 volts. With differential input structures adopted, simulation results of the preamplifier show that the input impedance amounts to more than 2 Gohm with brain neural signal frequency of 0.5 Hz-100 Hz. The equivalent input noise voltage is 18 nV/Hz~(1/2). The common mode rejection ratio (CMRR) of 112 dB and the open-loop differential gain of 90 dB are achieved.
机译:提出了一种新颖的基于CMOS的前置放大器,用于放大头皮电极在脑机接口(BCI)中获得的脑神经信号。与常规前置放大器相比,通过构建前置放大器的有效等效输入电路结构,可包括两个5 pF的电容器,以实现直流抑制。然后,使用标准的0.6μmCMOS工艺技术模型参数(电源电压为5伏)设计和仿真该前置放大器。在采用差分输入结构的情况下,前置放大器的仿真结果表明,在脑神经信号频率为0.5 Hz至100 Hz的情况下,输入阻抗大于2 Gohm。等效输入噪声电压为18 nV / Hz〜(1/2)。共模抑制比(CMRR)为112 dB,开环差分增益为90 dB。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号