首页> 外文会议>International conference on compilers, architecture and synthesis for embedded systems 2009 >Optimal Loop Parallelization for Maximizing Iteration-Level Parallelism
【24h】

Optimal Loop Parallelization for Maximizing Iteration-Level Parallelism

机译:优化循环并行化以最大化迭代级并行度

获取原文
获取原文并翻译 | 示例

摘要

This paper solves the open problem of extracting the maximal number of iterations from a loop that can be executed in parallel on chip multiprocessors. Our algorithm solves it optimally by migrating the weights of parallelism-inhibiting dependences on dependence cycles in two phases. First, we model dependence migration with retiming and formulate this classic loop parallelization into a graph optimization problem, i.e., one of finding retiming values for its nodes so that the minimum non-zero edge weight in the graph is maximized. We present our algorithm in three stages with each being built incrementally on the preceding one. Second, the optimal code for a loop is generated from the retimed graph of the loop found in the first phase. We demonstrate the effectiveness of our optimal algorithm by comparing with a number of representative non-optimal algorithms using a set of benchmarks frequently used in prior work.
机译:本文解决了从循环中提取最大迭代次数的开放问题,该循环可以在芯片多处理器上并行执行。我们的算法通过在两个阶段中迁移抑制并行性的依赖性对依赖性循环的权重来优化求解。首先,我们使用重定时对依赖迁移建模,并将这种经典的循环并行化公式化为图优化问题,即找到其节点的重定时值之一,以使图中的最小非零边缘权重最大化。我们分三个阶段介绍我们的算法,每个阶段都在前一个阶段逐步构建。其次,从在第一阶段中找到的循环的重新定时图生成循环的最佳代码。通过使用先前工作中经常使用的一组基准与许多代表性的非最优算法进行比较,我们证明了我们的最优算法的有效性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号