首页> 外文会议>International Conference on ASIC; 20031021-20031024; Beijng; CN >FMAP: A Technology Mapping Algorithm for FPGA with MUX-LUT Mixed Architecture
【24h】

FMAP: A Technology Mapping Algorithm for FPGA with MUX-LUT Mixed Architecture

机译:FMAP:具有MUX-LUT混合架构的FPGA技术映射算法

获取原文
获取原文并翻译 | 示例

摘要

Because of its advantages of the short design turnaround time and the convenience and low cost in integrated circuit prototyping and verification, the field programmable gate array (FPGA) has been widely utilized in many fields of electronic design. In this paper, a technology mapping algorithm for FPGA with MUX-LUT mixed architecture is presented. This algorithm. FMAP. is used in a design-aided software system for FPGA. which is developed specifically for an FPGA chip. FDP. with MUX-LUT mixed architecture. The bench marking result of technology mapping for FDP by FMAP is compared to the result of the Xilinx series by their own design system. The result is also presented in this paper.
机译:由于其设计周转时间短,在集成电路原型设计和验证中方便且成本低的优点,现场可编程门阵列(FPGA)已被广泛应用于电子设计的许多领域。本文提出了一种具有MUX-LUT混合架构的FPGA技术映射算法。此算法。 FMAP。用于FPGA的设计辅助软件系统。专为FPGA芯片开发的。 FDP。与MUX-LUT混合架构。通过FMAP对FDP进行技术映射的基准测试结果与他们自己的设计系统对Xilinx系列的结果进行了比较。结果也介绍在本文中。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号