首页> 外文会议>IEEE International SOI Conference. >A little known benefit of FinFET over Planar MOSFET in highperformance circuits at advanced technology nodes
【24h】

A little known benefit of FinFET over Planar MOSFET in highperformance circuits at advanced technology nodes

机译:在先进技术节点的高性能电路中,FinFET优于平面MOSFET的鲜为人知的好处

获取原文
获取原文并翻译 | 示例

摘要

Power dissipation and power density are limiting the maximum operating frequency of highperformance circuits. This has forced a change in the micro-architecture of processors. High frequency, complex single-core architectures are replaced by simpler multi-core architectures that operate at a lower frequency (Fig.1) [1–4]. At sub-22nm nodes, cooling even the multi-core processors using economical cooling options will be challenging due to increasing power density. Hence, there is an imminent need to identify sources with potential to address this issue at the device level so that the benefits can propagate to the circuit level. In this work, we discuss the difference in the difference in the nature of parasitic capacitance in FinFETs and Planar MOSFETs, and its significant impact on circuit performance. Ultra-Thin Body SOI (UTBSOI) MOSFETs [5] is used as an example for Planar MOSFETs.
机译:功耗和功率密度限制了高性能电路的最大工作频率。这迫使处理器的微体系结构发生了变化。高频,复杂的单核架构被运行在较低频率的更简单的多核架构所取代(图1)[1-4]。在22纳米以下的节点上,由于功率密度的增加,即使使用经济的散热选项来冷却多核处理器也将面临挑战。因此,迫切需要在设备级确定有潜力解决此问题的源,以使益处可以传播到电路级。在这项工作中,我们讨论了FinFET和平面MOSFET的寄生电容性质的差异及其对电路性能的重大影响。超薄SOI(UTBSOI)MOSFET [5]被用作平面MOSFET的示例。

著录项

相似文献

  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号