【24h】

A novel fault-tolerance design model for automatic synthesis of circuit robust to unknown fault

机译:用于自动合成未知故障电路的新型容错设计模型

获取原文
获取原文并翻译 | 示例

摘要

Analog circuits are indispensable in many electronic system design, as fundament. Considering accuracy and stability of circuit, fault-tolerance design is of great significance. For the lack of automatic design of fault-tolerant analog circuit robust to unknown fault, this paper presents a fault-tolerance design process with two steps: standard design and fault-tolerant design. A novel fault-tolerance design model and three fault-models are proposed. An Ultra-Wideband Highpass Filter satisfying RF design specification is designed as a case study. Experimental results shows that, the tolerant-circuit performs relatively robust compared with Butterworth highpass filter and standard-design circuit. The two-steps fault-tolerance design process is successfully used to design fault-tolerant analog circuit robust unknown fault.
机译:作为基础,模拟电路在许多电子系统设计中必不可少。考虑到电路的精度和稳定性,容错设计具有重要意义。由于缺乏对未知故障具有鲁棒性的容错模拟电路的自动设计,本文提出了一种容错设计过程,该过程分为两个步骤:标准设计和容错设计。提出了一种新颖的容错设计模型和三种故障模型。设计了一个满足RF设计规范的超宽带高通滤波器作为案例研究。实验结果表明,与巴特沃斯高通滤波器和标准设计电路相比,容忍电路的性能相对较强。两步容错设计过程成功地用于设计容错模拟电路的鲁棒未知故障。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号