首页> 外文会议>Harnessing and managing knowledge >RXP: The Hardware Realization of High Level Interpreter
【24h】

RXP: The Hardware Realization of High Level Interpreter

机译:RXP:高级解释器的硬件实现

获取原文
获取原文并翻译 | 示例

摘要

To realize the virtual machine of level 5, the Data Path of Von Neumann Machine is modified with the inclusion of analog computational blocks for processing non-binary data. For representing a number of n digits in a number system of base r_w, n voltage levels - each corresponding to a digit, are considered (polarity is used as sign). For addition signed number system and for subtraction r_w's complementation are used. Input and Output schemes similar to that of Analog to Digital Converter and Digital to Analog Converter respectively, are developed. Also scheme for noise reduction is developed including an analog to digital converter designed with one DAC and software multiplexing for multiple inputs - improved complexity than that of hardware multiplication. The vision for faster rate of data transfer and higher noise immunity could be the use of frequency modulation for data representation (band of frequencies replacing the voltage levels), data storage, data manipulation, and data transmission.
机译:为了实现5级虚拟机,对冯·诺依曼机的数据路径进行了修改,其中包括用于处理非二进制数据的模拟计算块。为了在基数r_w的数字系统中表示n个数字,考虑n个电压电平-每个电压电平对应一个数字(极性用作符号)。对于加号系统和减法,使用r_w的补码。开发了分别类似于模数转换器和数模转换器的输入和输出方案。还开发了降低噪声的方案,包括设计为具有一个DAC的模数转换器和用于多个输入的软件多路复用-与硬件乘法相比,其复杂性得到了提高。更快的数据传输速率和更高的抗干扰能力的愿景可能是使用频率调制来表示数据(用频带代替电压电平),数据存储,数据处理和数据传输。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号