Design of High-Rate QC-LDPC Encoder/Decoder for Microwave Radio Systems

摘要

A novel decoder architecture is presented for quasi- cyclic low-density parity-check (QC-LDPC) codes. The architecture implements a min-sum algorithm and uses feedback shift-registers to store all the messages exchanged within the algorithm. This shift-re