首页> 外文会议>Defect and Fault Tolerance in VLSI Systems, 2009. DFT '09 >Software-Based Hardware Fault Tolerance for Many-Core Architectures
【24h】

Software-Based Hardware Fault Tolerance for Many-Core Architectures

机译:用于多核架构的基于软件的硬件容错

获取原文

摘要

Software-based hardware fault tolerance describes a class of techniques which allows software to detect and correct errors introduced by unreliable hardware. With the advent of many-core architectures, the already existing reliability issues, like temporal and structural variations or the sensitivity against soft-errors, are becoming an even more serious problem. Software-based hardware fault tolerance is able to provide cost-effective solutions. This presentation will point out the new opportunities and challenges for applying software-based hardware fault tolerance to emerging many-core architectures. We will discuss the tradeoff between the application of these techniques and the classical hardware-based fault tolerance in terms of fault coverage, overhead, and performance.
机译:基于软件的硬件容错性描述了一类技术,该技术允许软件检测和纠正不可靠硬件引入的错误。随着多核体系结构的出现,已经存在的可靠性问题(例如时间和结构变化或对软错误的敏感性)正变得更加严重。基于软件的硬件容错能力能够提供经济高效的解决方案。本演讲将指出将基于软件的硬件容错应用于新兴的多核体系结构的新机遇和挑战。我们将在故障覆盖率,开销和性能方面讨论这些技术的应用与基于经典硬件的容错之间的权衡。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号