首页> 外文会议>2013 IEEE 5th International Symposium on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications >Study on describing problems of temporal interval centered synchronization within DRIS
【24h】

Study on describing problems of temporal interval centered synchronization within DRIS

机译:DRIS中以时间间隔为中心的同步描述问题的研究

获取原文
获取原文并翻译 | 示例

摘要

As a complex and time-critical system, railway interlocking system (RIS) is vital for the safe operation of a train in station. For the next generation RIS named Distributed Railway Interlocking System (DRIS), the synchronization issue between internal devices, which means the guarantee of a well-organized cooperation, plays an important role in ensuring trains' safety running. Therefore, as a prerequisite a clear depiction of the synchronization within DRIS is essential. To that end, a temporal interval centered describing method is proposed. Firstly, considering the time shortage in UML statechart, the temporal interval is introduced to achieve the temporal extension of UML statechart. Secondly, the temporal statechart model of the DRIS is constructed with the method above. Finally, a brief analysis of the execution of internals of DRIS is given based on the constructed model, and the timeline mechanism is adopted to graphically describe the synchronization of internals of the DRIS by the relations between temporal intervals of states depicted in timeline diagram.
机译:作为一个复杂且时间紧迫的系统,铁路联锁系统(RIS)对于车站列车的安全运行至关重要。对于名为分布式铁路联锁系统(DRIS)的下一代RIS,内部设备之间的同步问题意味着组织良好的合作,对于确保火车的安全运行起着重要作用。因此,作为前提,必须清楚地描述DRIS中的同步。为此,提出了一种以时间间隔为中心的描述方法。首先,考虑到UML状态图的时间不足,引入时间间隔以实现UML状态图的时间扩展。其次,采用上述方法构建了DRIS的时间状态图模型。最后,基于所构建的模型对DRIS内部的执行进行了简要分析,并采用时间轴机制通过时间轴图中描绘的状态的时间间隔之间的关系,以图形方式描述了DRIS内部的同步。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号