首页> 外文会议>2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines >Elementary Function Implementation with Optimized Sub Range Polynomial Evaluation
【24h】

Elementary Function Implementation with Optimized Sub Range Polynomial Evaluation

机译:优化子范围多项式评估的基本函数实现

获取原文
获取原文并翻译 | 示例

摘要

Efficient elementary function implementations require primitives optimized for modern FPGAs. Fixed-point function generators are one such type of primitives. When built around piecewise polynomial approximations they make use of memory blocks and embedded multipliers, mapping well to contemporary FPGAs. Another type of primitive which can exploit the power series expansions of some elementary functions is floating-point polynomial evaluation. The high costs traditionally associated with floating-point arithmetic made this primitive unattractive for elementary function implementation on FPGAs. In this work we present a novel and efficient way of implementing floating-point polynomial evaluators on a restricted input range. We show on the atan(x) function in double precision that this very different technique reduces memory block count by up to 50% while only slightly increasing DSP count compared to the best implementation built around polynomial approximation fixed-point primitives.
机译:高效的基本功能实现需要针对现代FPGA优化的原语。定点函数生成器就是这类原语中的一种。当围绕分段多项式逼近构建时,它们利用了存储模块和嵌入式乘法器,很好地映射到了现代FPGA。可以利用某些基本函数的幂级数展开的另一种原语是浮点多项式求值。传统上与浮点算术相关的高昂成本使这种原始方法对于FPGA上的基本功能实现没有吸引力。在这项工作中,我们提出了一种在受限输入范围内实现浮点多项式求值器的新颖而有效的方法。我们在atan(x)函数上以双精度显示,与围绕多项式逼近定点基元构建的最佳实现相比,这种截然不同的技术最多可将内存块数减少50%,而DSP数仅略微增加。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号