首页> 外文会议>International meeting on information display;International display manufacturing conference and Asia display;IMID/IDMC/Asia Display 2010 >Implementation of Image Enhancement Algorithm with less Computational Complexity for Real-Time Processing
【24h】

Implementation of Image Enhancement Algorithm with less Computational Complexity for Real-Time Processing

机译:计算复杂度较低的实时处理图像增强算法的实现

获取原文
获取原文并翻译 | 示例

摘要

In this paper, we propose an image enhancement algorithm with less computational complexity than the existing ones. The proposed algorithm consists of three blocks: the decimation filter, the contrast enhancement block and the color enhancement block. The proposed algorithm has been implemented in FPGA (XCV300E). The simulation and experimental results show that the proposed algorithm provides better performance and lower computational complexity than the conventional algorithms.
机译:在本文中,我们提出了一种图像增强算法,其计算复杂度低于现有算法。该算法由三个模块组成:抽取滤波器,对比度增强模块和颜色增强模块。所提出的算法已在FPGA(XCV300E)中实现。仿真和实验结果表明,与常规算法相比,该算法具有更好的性能和更低的计算复杂度。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号