首页> 外国专利> NON-ADIABATIC IMPLEMENTATION OF AN ISWAP QUANTUM LOGIC GATE

NON-ADIABATIC IMPLEMENTATION OF AN ISWAP QUANTUM LOGIC GATE

机译:ISWAP量子逻辑门的非绝热实施

摘要

Methods, systems and apparatus for generating plunge schedules for implementing iSWAP quantum logic gates between a first qubit and a second qubit. In one aspect, a plunge schedule that defines a trajectory of a detuning between a frequency of the first qubit and a frequency of the second qubit includes, during a first stage, non-adiabatically driving detuning between the frequency of the first qubit and the frequency of the second qubit through a first avoided crossing in a leakage channel, during a second stage, driving detuning between the frequency of the first qubit and the frequency of the second qubit through a second avoided crossing in a swap channel. during a third stage, allowing the first qubit and the second qubit to freely evolve and interact, during a fourth stage, implementing the second stage in reverse order, and during a fifth stage, implementing the first stage in reverse order.
机译:用于生成插图调度的方法,系统和装置,用于在第一QUBBIT和第二Qubbit之间实现ISWAP量子逻辑门。 在一个方面,在第一阶段期间,在第一QUB比特的频率和第二QUB比特的频率之间定义轨迹的轨迹包括在第一级别和频率之间的频率之间的非绝热驱动静脉之间的轨迹。 通过在泄漏通道中首次避免交叉的第二QUB,在第二阶段期间,通过在交换信道中的第二避速交叉的第二QUB比特的频率和第二QUB比特的频率之间驱动静脉。 在第三阶段期间,允许第一qubit和第二个例子在第四阶段在第四阶段自由地发展和交互,以相反的顺序实现第二阶段,并且在第五阶段以相反的顺序实现第一阶段。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号