首页>
外国专利>
III-V COMPOUND SEMICONDUCTOR DIES WITH STRESS-TREATED INACTIVE SURFACES TO AVOID PACKAGING-INDUCED FRACTURES, AND RELATED METHODS
III-V COMPOUND SEMICONDUCTOR DIES WITH STRESS-TREATED INACTIVE SURFACES TO AVOID PACKAGING-INDUCED FRACTURES, AND RELATED METHODS
展开▼
机译:III-V化合物半导体用应激处理的无效表面模具,以避免包装诱导的骨折,以及相关方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
Before a semiconductor die of a brittle compound semiconductor is encapsulated with a molding compound during package fabrication, side surfaces of the semiconductor die are treated to avoid or prevent surface imperfections from propagating and fracturing the crystal structure of the substrate of the III-V compound semiconductor under the stresses applied as the molding compound solidifies. Surfaces are treated to form a passivation layer, which may be a passivated layer of the substrate or a passivation material on the substrate. In a passivated layer, imperfections of an external layer are transformed to be less susceptible to fracture. Passivation material, such as a poly-crystalline layer on the substrate surface, diffuses stresses that are applied by the molding compound. Semiconductor dies in flip-chip and wire-bond chip packages with treated side surfaces as disclosed have a reduced incidence of failure caused by die fracturing.
展开▼