首页>
外国专利>
MICROPROCESSOR WITH MULTI-STEP AHEAD BRANCH PREDICTOR
MICROPROCESSOR WITH MULTI-STEP AHEAD BRANCH PREDICTOR
展开▼
机译:微处理器与多步前面分支预测器
展开▼
页面导航
摘要
著录项
相似文献
摘要
A microprocessor is shown, in which a branch predictor and an instruction cache are decoupled by a fetch-target queue (FTQ). The branch predictor performs branch prediction for N instruction addresses in parallel in the same cycle, wherein N is an integer greater than 1. In the current cycle, the branch predictor finishes branch prediction for N instruction addresses in parallel and, among the N instruction addresses with finished branch prediction, those that are not bypassed and do not overlap previously-predicted instruction addresses are pushed into the fetch-target queue, to be read out later as an instruction-fetching address for the instruction cache. The previously-predicted instruction addresses are pushed into the fetch-target queue in a previous cycle.
展开▼