首页> 外国专利> Probabilistic framework for compiler optimization with multithread power-gating controls

Probabilistic framework for compiler optimization with multithread power-gating controls

机译:具有多线程功率门控控制的编译器优化的概率框架

摘要

A probabilistic framework for compiler optimization with multithread power-gating controls includes scheduling all thread fragments of a multithread computer code with the estimated execution time, logging all time stamps of events, and sorting and unifying the logged time stamps. Time slices are constructed using adjacent time stamps of each thread fragment. A power-gating time having a component turned off for each time slice is determined. Power-gateable windows that reduce energy consumption of the time slice is determined according to the power-gating time. The compiler inserts predicated power-gating instructions at locations corresponding to the selected power-gateable windows into the power-gateable computer code.
机译:具有多线程功率门控控件的编译器优化的概率框架包括将多线程计算机代码的所有线程片段与估计的执行时间安排,记录事件的所有时间戳,以及排序和统一记录的时间戳。 使用每个螺纹片段的相邻时间戳构建时切片。 确定具有为每个时间切片关闭的组件的电源门控时间。 可拍的窗户,减少时间切片的能量消耗的窗口是根据电力门控时间确定的。 编译器将与所选电力可拍窗口对应的位置的预测电源门控指令插入到可拍的计算机代码中。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号