首页> 外国专利> Probabilistic Framework for Compiler Optimization with Multithread Power-Gating Controls

Probabilistic Framework for Compiler Optimization with Multithread Power-Gating Controls

机译:带有多线程电源门控控件的编译器优化的概率框架

摘要

A probabilistic framework for compiler optimization with multithread power-gating controls includes scheduling all thread fragments of a multithread computer code with the estimated execution time, logging all time stamps of events, and sorting and unifying the logged time stamps. Time slices are constructed using adjacent time stamps of each thread fragment. A power-gating time having a component turned off for each time slice is determined. Power-gateable windows that reduce energy consumption of the time slice is determined according to the power-gating time. The compiler inserts predicated power-gating instructions at locations corresponding to the selected power-gateable windows into the power-gateable computer code.
机译:使用多线程电源门控控件进行编译器优化的概率框架包括:以估计的执行时间调度多线程计算机代码的所有线程片段,记录事件的所有时间戳,并对已记录的时间戳进行排序和统一。使用每个线程片段的相邻时间戳来构造时间片。确定在每个时间片中具有关闭的组件的电源门控时间。根据功率门控时间确定减少时间片能耗的可功率门控窗口。编译器在与选定的可功率门控窗口相对应的位置处将预定的功率门控指令插入到可功率门控的计算机代码中。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号