首页>
外国专利>
Probabilistic Framework for Compiler Optimization with Multithread Power-Gating Controls
Probabilistic Framework for Compiler Optimization with Multithread Power-Gating Controls
展开▼
机译:带有多线程电源门控控件的编译器优化的概率框架
展开▼
页面导航
摘要
著录项
相似文献
摘要
A probabilistic framework for compiler optimization with multithread power-gating controls includes scheduling all thread fragments of a multithread computer code with the estimated execution time, logging all time stamps of events, and sorting and unifying the logged time stamps. Time slices are constructed using adjacent time stamps of each thread fragment. A power-gating time having a component turned off for each time slice is determined. Power-gateable windows that reduce energy consumption of the time slice is determined according to the power-gating time. The compiler inserts predicated power-gating instructions at locations corresponding to the selected power-gateable windows into the power-gateable computer code.
展开▼