首页>
外国专利>
OPERATIONAL AMPLIFIER INPUT STAGE WITH HIGH COMMON MODE VOLTAGE REJECTION
OPERATIONAL AMPLIFIER INPUT STAGE WITH HIGH COMMON MODE VOLTAGE REJECTION
展开▼
机译:具有高共模电压抑制的运算放大器输入级
展开▼
页面导航
摘要
著录项
相似文献
摘要
An apparatus has four transistors. The first and third transistors each have a gate coupled to a first input terminal and second input terminal respectively, a source coupled to a current source and to a first terminal of a bias voltage source, and a substrate coupled to a second terminal of the bias voltage source. The second and fourth transistors each have a gate coupled to the first input terminal and the second input terminal respectively, a source coupled to the drain of the first and third transistors respectively, a drain coupled to a lower voltage supply and a substrate coupled to its source. The bias voltage source increases the threshold voltages of the first and third transistors above the second and fourth transistors, respectively. This ensures that the first and third transistors turn on after the second and fourth transistors, respectively.
展开▼