首页> 外国专利> Identifying multiple patterning process overlay errors

Identifying multiple patterning process overlay errors

机译:识别多个图案化过程覆盖错误

摘要

A method and system for identifying overlay errors between various patterned features in a design printed on a wafer in a multi-patterning process. With regard to multi-patterning process design, the design for the first patterning process is used as a reference, and the design for the remaining patterning processes is shifted synthetically. Are best globally aligned over the entire image. From the final composite shift of each patterning process design relative to the first patterning process design, a measurement of the relative overlay error between any two of the features printed on the wafer using multi-patterning techniques is determined.
机译:一种用于在多图案化过程中印刷在晶片上的各种图案化特征之间的覆盖错误的方法和系统。关于多图案化工艺设计,第一图案化工艺的设计用作参考,剩余图案化过程的设计综合地移动。在整个图像上最适合全局对齐。根据每个图案化工艺设计的最终复合偏移相对于第一图案化工艺设计,确定使用多图案化技术在晶片上印刷的任何两个特征之间的相对覆盖误差的测量。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号