首页>
外国专利>
Evaluation of bit error vectors for symbol error analysis
Evaluation of bit error vectors for symbol error analysis
展开▼
机译:符号错误分析误码向量评估
展开▼
页面导航
摘要
著录项
相似文献
摘要
The disclosure relates to evaluating bit error vectors for symbol error analysis on real-world framed signals. Forward error correction (FEC) may generate a bit error vector to correct binary lanes such as non-return-to-zero (NRZ) lanes demultiplexed from a symbol-encoding lane such as a 4-level pulse amplitude modulation (PAM-4) lane. An apparatus may apply the bit error vector to the demultiplexed NRZ lanes to identify bit errors that occurred on the NRZ lanes. The apparatus may map the bit errors on the NRZ lanes to symbol errors on the PAM-4 lane. The apparatus may generate detailed symbol error information based on the identified symbol errors. The symbol error information may then be used for link tuning, thereby mitigating the effects of high frequency physical effects and other impairments on high-speed data links.
展开▼