Logic circuits to three levels,

• 1. 用于将太阳能电池分为两个或更多个太阳能电池件的设备、用于制造至少一个叠瓦式太阳能电池布置的系统、以及用于将太阳能电池分为两个或更多个太阳能电池件的方法 [P] . 中国专利： CN109952658A . 2019-06-28
• 2. 部分为相对刚性和部分为编织物的组件及容器组件 [P] . 中国专利： CN202080519U . 2011-12-21
• 3. TRANSLATOR OF THE LEVELS OF LOGIC SIGNALS OF MOS CIRCUITS INTO LEVELS OF LOGIC SIGNALS OF TTL CIRCUITS [P] . PL137308B2 . 1986-05-31

  机译： MOS电路逻辑信号电平翻译成TTL电路逻辑信号电平

• 4. Multi-level logic circuit reconstruction method and reconstruction device of multi-level logic circuits, logic circuits correction device, as well as reconfigurable [P] . 日本专利： JPWO2007113964A1 . 2009-08-13

  机译： 多级逻辑电路的重构方法，多级逻辑电路的重构装置，逻辑电路校正装置以及可重构

• 5. Interface circuit between bipolar transistor logic levels and field effect transistor logic levels, including a level shifting and multiplying circuit [P] . 欧洲知识产权局专利： EP0235499B1 . 1991-11-13

  机译： 双极晶体管逻辑电平和场效应晶体管逻辑电平之间的接口电路，包括电平移位和乘法电路

• 1. PIPBQ Effect Aware SER Analysis for Combinational Logic Circuits [J] . Ai-Bin Yan, Hua-Guo Liang, Zheng-Feng Huang, 电子科技学刊：英文版 . 2016,第001期
• 2. Algebraic division for multilevel logic synthesis of multi-valued logic circuits [C] . Hui Min Wang, Chung Len Lee . 1994
• 3. Testing asynchronous logic circuits from transistor networks to gate -level designs [D] . Raahemifar, Kaamran 1999
• 4. A novel reversible logic gate and its systematic approach to implement cost-efficient arithmetic logic circuits using QCA [O] . Peer Zahoor Ahmad, S.M.K. Quadri, Firdous Ahmad, 2017
• 5. Local transformation techniques for multi-level logic circuits utilizing circuit symmetries for power reduction [O] . Ki-seok Chung, C. L. Liu 1998

• 1. Algorithmic Optimization of BDDs and Performance Evaluation for Multi-level Logic Circuits with Area and Power Trade-offs [J] . Saurabh Chaudhury ,Anirban Dutta . 电路与系统（英文） . 2011,第3期
• 2. Design of quaternary logic circuits based on source-coupled logic [J] . 吴海霞 ,屈晓楠 ,蔡起龙 . 北京理工大学学报：英文版 . 2013,第1期
• 3. CircuitVerse: A Simulator for Teaching and Learning of Digital Logic Circuit [J] . Gang Liu ,Yumin Tian ,Zili Wu . 计算机教育 . 2021,第012期
• 4. PIPBQ Effect Aware SER Analysis for Combinational Logic Circuits [J] . Ai-Bin Yan ,Hua-Guo Liang ,Zheng-Feng Huang . 电子科技学刊 . 2016,第001期
• 5. 三个层次的要求、三个层次的课程——对城市规划专业GIS课程的思考和建议 [C] . Niu Xinyi ,钮心毅 . 2012全国高等学校城市规划专业指导委员会年会 . 2012
• 6. 组合逻辑电路和多态逻辑电路设计算法研究 [A] . 李知方 . 2011