Bias circuitry for stacked transistor power amplifier stages

摘要

Stacked transistor power amplifier stages in an integrated-circuit quasi-linear amplifier are supplied quiescent bias currents which are in inverse proportion to their forward current gains. This permits selection of their quiescent collector currents to be at sufficiently low levels to reduce to low values both cross-over distortion and quiescent dissipation.