首页>
外国专利>
Computer programming system having greatly reduced storage capacity and high speed
Computer programming system having greatly reduced storage capacity and high speed
展开▼
机译:具有大大减少的存储容量和高速的计算机编程系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A main programming memory device is coupled to an arithmetic logic unit through controllable gating circuitry which permits the majority of control data within the main memory to be sequentially transmitted to the arithmetic logic unit for control of arithmetic data therein. An instruction designation source controls a main memory address device which in turn is coupled to the main programming memory to initiate data readout to the arithmetic logic unit, through the gating circuitry, such instruction designation source also being coupled to a function memory which contains arithmetic logic data unique to particular instructions to be executed. Data source selection bits are associated with arithmetic logic data stored within the main programming memory and control the gating circuitry to cause arithmetic logic data to be transmitted from the main programming memory to the arithmetic logic unit when the source selection bits have a first value, and which cause the unique instruction data within the addressed function memory to be transmitted to the arithmetic logic unit, rather than data from the main programming memory, when the source selection bits have a second value.
展开▼