CMOS integrated selection circuit for four potentials and simplifications of it for three potentials

摘要

in an integrated auswahlschaltung in cmos technology to select one of four potential is to achieve a maximum niederohmigen ausgangswiderstandes provided the following schaltungsaufbaun:a first invert