Optimisation of the clock signals with respect to level and transit time for very fast digital chips operated at their limit

摘要

The invention deals with digital chips which are operated at the limit of their range. To ensure that the chip also operates correctly at its limit in this case, a suitably dimensioned line section is added in order to obtain a real characteristic impedance at the output.