首页>
外国专利>
N-bit carry select adder circuit having only one full adder per bit
N-bit carry select adder circuit having only one full adder per bit
展开▼
机译:每位仅具有一个完整加法器的N位进位选择加法器电路
展开▼
页面导航
摘要
著录项
相似文献
摘要
An n-bit adder circuit, where n is an integer, for providing carry select addition of two input numbers is provided. A rank ordered plurality of section adders each have a plurality of full adders. Each full adder utilizes a single half adder to provide two sum bits which are coupled to a multiplexer which is an integral part of each section adder. One sum is for a carry-in and the other sum is for no carry-in. A method of minimizing logic circuitry which provides carry bits and carry sum select bits is provided. The carry bits and carry sum select bits control which of the two sums are provided by each section adder. By providing the carry bits and carry sum select bits in complement form every other order of section adder, logic circuitry and logic gate delays are minimized.
展开▼