A flash analog-to-digital (A/D) converter includes a plurality of comparators, each of which is arranged to be alternately coupled with the input signal and the respective one of a plurality of reference voltages in order to find the closest match therebetween. The output of the comparators is fed to a programmable logic array (PLA) for determining a binary number related to the particular value of the input signal. Pursuant to this invention, the input signal is continuously tracked, and in dependence upon whether the input signal is above or below the midpoint reference potential, a predetermined potential, instead of the input signal, is applied to particular groups of comparators.
展开▼