首页>
外国专利>
Circuit for speeding up transfers of charges in programmable logic array structures
Circuit for speeding up transfers of charges in programmable logic array structures
展开▼
机译:用于加速可编程逻辑阵列结构中的电荷转移的电路
展开▼
页面导航
摘要
著录项
相似文献
摘要
@ Circuit for speeding up transfers of charges in a Programmed Logic Array structure, formed by FET devices (3) in serially chained charge transfer circuits, comprising a level shifting circuit (21) integrated into bit partitioning stages of the structure, for reducing voltage swings in the outputs of those stages and thereby reducing spurious couplings at the inputs of the AND array chains (24) as well as decreasing operational delays of the latter stage, discrete capacitance, (29), added at the output end of the OR array stage (10) for sustaining and reinforcing charge conditions accumulated in that stage prior to readout of that stage, and a source of time related clocking functions (Cp1-Cv3) coupled to stages of the modified structures, with the timing relationship selected so as to reduce operational delays of the entire structure while improving its integrity of operation.
展开▼