A MULTI-EMITTER BICMOS LOGIC CIRCUIT FAMILY WITH SUPERIOR PERFORMANCE

摘要

A multi emitter multi input BICMOS NAND circuit (30) is provided wherein an output node OUT connected to an output terminal (33) is coupled between pull up (31) and pull down (32) blocks. The pull up block (31) is comprised of a plurality of identical basic cells, each comprised of a CMOS inverter (C31, C32) driving an NPN pull up transistor (T31, T32) mounted as an emitter follower. Logic signals (A31, A32) are applied on the input of the inverters (C31, C32), and the inverted signal (A^¨B73^¨B71^¨B7, A^¨B73^¨B72^¨B7) is available at the emitter of the emitter follower which corresponds to the output of the cell. All outputs are tied altogether to perform an OR function and are connected to said output terminal (33) to have a multi emitter like circuit. The pull down block (32) in this embodiment is comprised of 2 FETs (F31, F32) serially connected between said output node OUT and a discharge device such as a feedback NFET (Z) the gate of which is connected to said output node OUT. These 2 FETs are for driving an NPN pull down transistor (T2), the collector of which is also connected to the output node OUT.