首页>
外国专利>
Multiple output field effect transistor logic
Multiple output field effect transistor logic
展开▼
机译:多输出场效应晶体管逻辑
展开▼
页面导航
摘要
著录项
相似文献
摘要
In MOS logic circuits with a non-complementary circuit structure (for example, dynamic CMOS), a prior art logic gate generated only a single output signal. However, the logic tree often implements multiple functions, with one function being contained within another function. With prior art logic, if two or more of these functions are needed as separate available output signals, they have to be implemented in several separate gates. The present invention utilizes intermediate functions (10) within the logic tree, providing gates having multiple outputs. Therefore, the present invention reduces the replication of circuitry, thus reducing circuit device count. The advantages include reduced integrated circuit chip area, speed improvement, and power savings, due to the reduction of device count and the corresponding reduction in wire lengths and output loading, etc.
展开▼