首页> 外国专利> Method for producing highly integrated circuits of p- and n-channel MOS transistors with gate electrodes consisting of a double layer of polysilicon and metal silicide

Method for producing highly integrated circuits of p- and n-channel MOS transistors with gate electrodes consisting of a double layer of polysilicon and metal silicide

机译:具有由多晶硅和金属硅化物的双层组成的栅电极的p沟道和n沟道MOS晶体管的高度集成电路的制造方法

摘要

A process for the production of highly integrated circuits contaiining p- and n-channel MOS transistors including gate electrodes which consist of a doped double layer of polysilicon and metal silicide. The gates are doped with boron and are produced by diffusion from the metal silicide layer which has previously been doped with boron by ion implantation into the undoped polysilicon layer. The metal silicide layer preferably consisting of tantalum silicide is provided with a masking layer consisting of SiO2, and the structuring of the boron-doped silicide gate and the masking layer is carried out after the boron atoms have been diffused in. The process serves to safely avoid undesired boron penetration effects which considerably influence the short channel properties of the transistors. The process is used for the production of CMOS-circuits having a high packing density.
机译:一种包含p沟道和n沟道MOS晶体管的高集成电路的生产方法,该晶体管包括栅电极,栅电极由多晶硅和金属硅化物的掺杂双层构成。栅极掺杂有硼,并由先前通过离子注入到未掺杂的多晶硅层中的先前掺杂有硼的金属硅化物层扩散而产生。优选地由硅化钽构成的金属硅化物层具有由SiO 2构成的掩模层,并且在硼原子已经扩散到其中之后进行掺杂硼的硅化物栅极和掩模层的结构化。避免不希望的硼渗透效应,该效应会严重影响晶体管的短沟道特性。该方法用于生产具有高封装密度的CMOS电路。

著录项

相似文献

  • 专利
  • 外文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号