首页> 外国专利> Method for improving the use of clock cycles by a sequence of instructions in a computer.Improved otimizacao compiler for a computer program and data processing system

Method for improving the use of clock cycles by a sequence of instructions in a computer.Improved otimizacao compiler for a computer program and data processing system

机译:通过计算机中的指令序列改善时钟周期使用的方法。一种改进的用于计算机程序和数据处理系统的otimizacao编译器

摘要

REDUCING PIPELINE DELAYS IN COMPILERS BY CODE HOISTINGABSTRACTThis invention permits an optimizing compiler tominimize the effect of pipeline delays, which aretypically introduced by branching code. This inventionemploys code hoisting to introduce computations from lowerregions of the flowgraph, into regions where pipelinedelays are known to occur.
机译:通过代码提升减少编译器中的管道延迟抽象本发明允许优化的编译器最小化管道延迟的影响,这是通常由分支代码引入。本发明使用代码提升从较低层引入计算流程图的区域,进入管线所在的区域已知会发生延迟。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号