Low power, TTL level CMOS input buffer with hysteresis
展开▼
机译:具有迟滞的低功耗,TTL电平CMOS输入缓冲器
展开▼
页面导航
摘要
著录项
相似文献
摘要
A circuit for use as a TTL level CMOS input buffer with hysteresis is disclosed. A first transistor of a first conductivity tupe has its source connected to a first reference voltage. Second and third transistors of opposite conductivity type have their source drain paths connected in series between the drain of the first transistor and a common potential. The gates of the first, second, and third transistors are connected to an input signal. An inverter has its input connected to the drain of the first transistor and has an output. A fourth transistor of the first conductivity type has its gate connected to the output, its drain connected to the series connection between the second and third transistors, and its source connected to a second reference voltage. By appropriately sizing the transistors, the low level trip point and the high level trip point of the circuit may be adjusted. The circuit draws low power during standby. Logic gates may also be designed that incorporate the circuit.
展开▼