首页>
外国专利>
Pipelined floating point adder for digital computer
Pipelined floating point adder for digital computer
展开▼
机译:用于数字计算机的流水线浮点加法器
展开▼
页面导航
摘要
著录项
相似文献
摘要
A system for subtracting two floating-point binary numbers in a pipelined floating-point adder/subtractor by aligning the two fractions for substraction; arbitrarily designating the fraction of one of the two floating-point numbers as the subtrahend, and producing the complement of that designated fraction; adding that complement to the other fraction, normalizing the resu determining whether the result is negative and, if it is, producing the complement of the normalized resu and selecting the larger of the exponents of the two floating-point numbers, and adjusting the value of the selected exponent in accordance with the normalization of the result. The preferred system produces a sticky bit signal by aligning the two fractions for subtraction by shifting one of the two fractions to the right; determining the number of consecutive zeros in the one fraction, prior to the shifting thereof, beginning at the least significant bit position; comparing the number of positions the one fraction is shifted in the aligning step, with the number of consecutive zeros in the one fraction; and producing a sticky bit signal when the number of consecutive zeros is less than the number of positions the one fraction is shifted in the aligning step, the sticky bit signal indicating the truncation of at least one set bit during the aligning step.
展开▼