The present invention provides solid state power controller governance circuitry which includes a power level select circuit, an power level transition circuit, a controlled power limiting circuit, and a power level transition reset circuit. The circuits together provides an analog voltage or resistance signal for input to a standard power controller device that allows not only for the efficient control of the power level in the powered device, but additionally provides for controlled power limiting to the powered device when changes in the function of the powered device are initiated, or when other conditions warrant rapid power limiting to the device. The circuits also provide means whereby the powered device may be appropriately re-powered from a zero power state after controlled power limiting has occurred. Together the circuits of the present invention provide a means whereby powered devices may be efficiently, smoothly, and safely operated by standard power motor controller circuits.
展开▼
