首页>
外国专利>
CMOS pseudo-NMOS programmable capacitance time vernier system and method for controlled delay of timing edges
CMOS pseudo-NMOS programmable capacitance time vernier system and method for controlled delay of timing edges
展开▼
机译:CMOS伪NMOS可编程电容时间游标系统和控制定时边沿延迟的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
An integrated circuit system having integrated thereon, one or more time vernier subsystems (106,108,110) for fine tuning coarse timing edges of corresponding input signals (103). The system comprises means for generating a control signal for each input signal (103) to specify the amount of fine tuning, and at least one time vernier subsystem having a first input to receive the control signal (112) and a second input to receive a corresponding input signal (103), and means for fine tuning the coarse edges of the corresponding input signal according to the specified amount of fine tuning and for outputting the result.
展开▼