首页>
外国专利>
Computation of sign bit and sign extension in the partial products in a floating point multiplier unit
Computation of sign bit and sign extension in the partial products in a floating point multiplier unit
展开▼
机译:浮点乘法器单元中部分乘积的符号位和符号扩展的计算
展开▼
页面导航
摘要
著录项
相似文献
摘要
An arithmetic logic for selectively multiplying either floating point numbers and unsigned integers or signed integers. A signed integer request signal has a first state indicating a floating point or unsigned integer operation and a second state indicating a signed integer operation. A multiplicand operand includes a most significant bit (MSB) of the multiplicand. A Booth encoder provides at an output of the Booth encoder a booth encoded set having a plurality of bits, including a most significant bit (MSB) of the booth encoded set. A partial product generator connected to the multiplicand operand and to the Booth encoder output generates a plurality of partial products. A carry save adder (CSA) connected to the partial product generator generates a sum vector and a carry vector. An exclusive OR has one input connected to the MSB of the Booth encoded set and another input connected to the MSB of the multiplicand. A 2:1 MUX is connected to the MSB of the Booth encoded set and to the exclusive OR. The signal integer request signal input to the MUX selects the MSB of the Booth encoded set upon the condition that the signal integer request signal is in the first state and for selects the output of the exclusive OR upon the condition that the signed integer request signal is in the second state.
展开▼