DMA controller using a programmable timer, a transfer counter and an or logic gate to control data transfer interrupts

摘要

A DMA controller interrupts data transfer as needed to transfer the bus use permit to the CPU and resumes data transfer when the CPU completes the memory use in the burst mode in which the predetermined number of words is transferred between the I/O device and the memory.