首页> 外国专利> COMPUTER-AIDED DESIGNING METHOD OF CARRY LOOK-AHEAD ADDER

COMPUTER-AIDED DESIGNING METHOD OF CARRY LOOK-AHEAD ADDER

机译:预先携带抬头广告的计算机辅助设计方法

摘要

PURPOSE: To reduce the complication of the design of a carry look ahead adder. CONSTITUTION: A carry look-ahead adder for adding two binary numbers 40 and 42 and an input carry bit is designed by using a computer support design method. A user inputs the number of lengths and the number of blocks in a group to a computer. The computer designs a first structure 50 having plural logic blocks 10-24 in accordance with the number of the lengths and designs a second structure 51 for designating the number of preceding level logic blocks which are made into groups into next level logic blocks 29-31 by using the number of blocks in the group. The computer designs more than one next level logic blocks. The first structure 50 receives the respective binary numbers 40 and 42 and generates transmission and generation bits. The respective logic blocks 29-31 in the second structure receive the transmission and generation bits from the preceding level logic blocks 10-24, operate the respective bits in parallel and generate the output carry bits of an adder. The computer constitutes the logic circuit based on the number of inputs and generates the output carry and total bits of the adder.
机译:目的:为减少进位提前加法器设计的复杂性。构成:一个进位提前读取加法器,用于通过使用计算机支持设计方法来对两个二进制数40和42和一个输入进位进行相加。用户将长度数和组中的块数输入到计算机。该计算机根据长度的数量设计具有多个逻辑块10-24的第一结构50,并且设计第二结构51,该第二结构51用于指定分组为下一级逻辑块29-31的前一级逻辑块的数量。通过使用组中的块数。该计算机设计了多个下一级逻辑块。第一结构50接收相应的二进制数40和42,并生成传输位和生成位。第二结构中的各个逻辑块29-31从前一级逻辑块10-24接收传输和生成比特,并行地操作各个比特并生成加法器的输出进位比特。计算机根据输入数量构成逻辑电路,并生成加法器的输出进位和总位。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号