首页> 外国专利> Method and circuit for detecting image structures in the form of lines linked topologically with one another.

Method and circuit for detecting image structures in the form of lines linked topologically with one another.

机译:用于检测以拓扑方式彼此链接的线形式的图像结构的方法和电路。

摘要

P Two multiplexers connected by their inputs to the output of a counter (Z), and a comparator (C) have inputs for the reference numbers (KN1, KN2) on the other hand sent to the outputs of two registers ( R1, R2) whose data inputs are connected to an output of a third register (R3) also coupled to the address input of two memories (RAM1, RAM2) and whose input is connected to the output of the multiplexer (M1). A data input and output (D) of the first memory (RAM1) is coupled to another input of the multiplexer (M1), to the data output of the multiplexer (M2), to the input of a zero indicator ( N) and to a data entry (D) of the memory (RAM2). From a process flow control (ST), there are links to the control inputs of the multiplexers (M1, M2), to the validation inputs (EN) of the multiplexer (M2) and of the memory (RAM1) and to the write inputs (W) of memories (RAM1, RAM2). /P
机译:

另一方面,两个多路复用器的输入连接到计数器(Z)的输出,比较器(C)的参考号输入(KN1,KN2)发送到两个寄存器(R1, R2)的数据输入连接到第三寄存器(R3)的输出,该寄存器也耦合到两个存储器(RAM1,RAM2)的地址输入,并且其输入连接到多路复用器(M1)的输出。第一存储器(RAM1)的数据输入和输出(D)耦合到多路复用器(M1)的另一输入,多路复用器(M2)的数据输出,零指示器(N)的输入以及存储器(RAM2)的数据条目(D)。从过程流控制(ST),到多路复用器(M1,M2)的控制输入,多路复用器(M2)和存储器(RAM1)的验证输入(EN)以及写输入的链接(W)个存储器(RAM1,RAM2)。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号