首页>
外国专利>
Programmable memory timing method and apparatus for programmably generating generic and then type specific memory timing signals
Programmable memory timing method and apparatus for programmably generating generic and then type specific memory timing signals
展开▼
机译:可编程存储器定时方法和装置,用于以编程方式生成通用的然后类型特定的存储器定时信号
展开▼
页面导航
摘要
著录项
相似文献
摘要
The present invention operates within a data processing system with multiple DRAM memory modules, providing programmable memory timing through the use of a RAM within the memory controller unit of the data processing system. This RAM, termed the MCRAM, is used to store the timing information for memory operations. In particular, the MCRAM stores for each of the memory operations, Read, Write, and Refresh, the relevant information for RAS, CAS, LD, and AD timing signals. The presently preferred embodiment of the invention contemplates a particular programming process wherein the MCRAM is initially loaded with generic timing information which is acceptable to all possible DRAM memory modules. Following this loading operation, the processor obtains the ID number of the DRAMs within a particular memory module. This ID number is used in a look-up table to obtain the vendor-specific optimal timing for DRAMs corresponding to this ID number. The processor then writes this optimal timing information into the MCRAM. Thereafter, all memory operations to this particular memory module utilize this optimal timing information.
展开▼