首页>
外国专利>
Bus control system and method that selectively generate an early address strobe
Bus control system and method that selectively generate an early address strobe
展开▼
机译:选择性地产生早期地址选通的总线控制系统和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
An improved bus architecture system for use in a multi- processor computer system has a shared address bus and a shared data bus, and has at least two separate memory modules. The system reduces the bus latency time by allowing sequential address requests to different memory modules to begin before previous cycles are terminated. Preferably, the physical memory is mapped onto several separate memory modules which will increase the probability that concurrent address requests from different processors on the common bus are for different memory modules. The processor address determines which memory module contains the data for a new request. If the memory module addressed by the new request differs from the memory module addressed by the current request, the bus controller may issue an early address request for the new data. While the early address request for the new request is being processed, the current bus cycle for the data located in the first memory module is completed on the shared data bus. Thus, the bus latency in a tightly-coupled multi- processor system can be significantly reduced using the improved bus architecture.
展开▼