首页> 外国专利> Efficient data processor instrumentation for systematic program debugging and development

Efficient data processor instrumentation for systematic program debugging and development

机译:用于系统程序调试和开发的高效数据处理器仪表

摘要

A program is first analyzed in an ideal environment that assumes infinite processing resources and zero communication latency. In this environment, the program is viewed as being comprised of a plurality of steps of computation. Each step of computation is defined as the set of instructions that have all their operands available at that time. As such, each step of computation is limited only by data dependencies. The number of instructions executed for each step of computation is counted by the data processing system. The count of instructions may be used to produce an ideal parallelism profile that produces a graphical representation of the simulation. Having established an ideal level of parallelism in the ideal environment, a more realistic profile of the maximum level of parallelism may be obtained through analusis that accounts for a finite number of processors and for communication latency. This more realistic simulation is compared to the actual level of parallelism experienced when the program is executed. Should the comparison reveal room for improvement the program is tuned to resolve problems of work distribution and contention. of processors that process tokens; comprising the step of:PPa) inserting in with other tokens barrier token that causes statistics maintained by the processors to be sampled and available for output;PPb) processing the other tokens; andPPc) processing the barrier token to generate the sampling of the statistics.
机译:首先在理想的环境中分析程序,该环境假定处理资源无限且通信延迟为零。在这种环境下,程序被视为包含多个计算步骤。计算的每个步骤都定义为当时具有其所有操作数的指令集。这样,计算的每个步骤仅受数据依赖性的限制。数据处理系统对每个计算步骤执行的指令数进行计数。指令的数量可用于产生理想的并行度配置文件,该配置文件可生成模拟的图形表示。在理想环境中建立了理想的并行度水平之后,可以通过分析来获得最大并行度水平的更实际配置文件,该分析考虑了有限数量的处理器和通信延迟。将这种更逼真的仿真与执行程序时所经历的并行度的实际水平进行比较。如果比较显示出改进的余地,则应调整程序以解决工作分配和竞争问题。处理令牌的处理器数量;包括以下步骤:

a)与其他令牌一起插入屏障令牌,该令牌导致对由处理器维护的统计数据进行采样并可用于输出;

b)处理其他令牌;和

c)处理障碍令牌以生成统计信息的采样。

著录项

  • 公开/公告号US5412799A

    专利类型

  • 公开/公告日1995-05-02

    原文格式PDF

  • 申请/专利权人 MASSACHUSETTS INSTITUTE OF TECHNOLOGY;

    申请/专利号US19930041908

  • 发明设计人 GREGORY M. PAPADOPOULOS;

    申请日1993-04-02

  • 分类号G06F15/82;G06F11/34;

  • 国家 US

  • 入库时间 2022-08-22 04:05:04

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号