首页>
外国专利>
EPLD chip with hybrid architecture optimized for both speed and flexibility
EPLD chip with hybrid architecture optimized for both speed and flexibility
展开▼
机译:具有混合架构的EPLD芯片针对速度和灵活性进行了优化
展开▼
页面导航
摘要
著录项
相似文献
摘要
A hybrid EPLD (chip) architecture has multiple first blocks each including a first type programmable AND array and multiple first type macrocells which are complex in structure and highly configurable; and multiple blocks each including a second type programmable AND array having fewer input lines and product term output lines than does the first type AND array, and multiple second type macrocells which have fewer logic gates than do the first type macrocells. The EPLD has a programmable interconnect matrix for interconnecting all the blocks.
展开▼