首页> 外国专利> Fault de - ta incorporation circuit

Fault de - ta incorporation circuit

机译:fault的 - 他incorporation circuit

摘要

PURPOSE:To suppress undesired defect data by ANDing mask data read out of memories where the data are written alternately at intervals of a scan with defect data of one scan, and ORing defect data of plural scans convolutionally. CONSTITUTION:A defect detector 5 scans a transparent plate which runs lengthwise with a light spot in the breadthwise direction and detects and outputs the kind, size, position, etc., of a defect to a defect data fetching circuit 30. When detect data is fetched, an X-axial counter 11 outputs its counted value as X-coordinate position data and a Y-axial counter 14 outputs its counted value as Y-coordinate position data. Mask data are written in the 1st memory 31 and 2nd memory 32 alternately and read out alternately at intervals of a scan. An AND circuit 34 ANDs the read mask data with the fetched defect data of one scan and an OR unit 12 ORs data of plural scans outputted by the circuit 34 convolutionally and outputs the defect data to an FIFO memory 15. Consequently, the undesired defect data can be suppressed.
机译:目的:通过对从存储器中读出的掩码数据进行“与”运算来抑制不希望的缺陷数据,在该存储器中,每隔一次扫描将数据与一次扫描的缺陷数据交替写入,然后对多个扫描的缺陷数据进行卷积运算。组成:缺陷检测器5扫描一块透明板,该透明板沿宽度方向上的光点在长度方向上延伸,并检测缺陷的种类,大小,位置等并将其输出到缺陷数据获取电路30。取出后,X轴计数器11输出其计数值作为X坐标位置数据,Y轴计数器14输出其计数值作为Y坐标位置数据。掩模数据被交替地写入第一存储器31和第二存储器32,并以扫描间隔交替读出。 “与”电路34将读取的掩模数据与获取的一次扫描的缺陷数据和“或”单元12进行“与”运算,将由电路34输出的多次扫描的数据进行“或”运算,并将缺陷数据输出至FIFO存储器15。结果,不需要的缺陷数据可以被抑制。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号