首页>
外国专利>
Reduction of base-collector junction parasitic capacitance of heterojunction bipolar transistors
Reduction of base-collector junction parasitic capacitance of heterojunction bipolar transistors
展开▼
机译:减少异质结双极晶体管的基极-集电极结寄生电容
展开▼
页面导航
摘要
著录项
相似文献
摘要
A photoresist process combined with wet chemical etching and silicon oxide evaporation and self-aligned lift-off is used to reduce the parasitic (extrinsic) base-collector junction capacitance (C.sub.BC) of InP-based heterojunction bipolar transistors (HBTs). At least a portion of the mesa related to the base contact is etched around the intrinsic device area and then back-filled with evaporated oxide. The base contact pad is then formed over the back-filled oxide, thus reducing the extrinsic device area. This process provides a self-aligned etching of a mesa and deposition and lift-off of the back-fill oxide in one single photoresist processing step. The process is simple and reproducible and provides very high yield. It also eliminates the need for costly and complicated dry-etching techniques.
展开▼