首页>
外国专利>
Data dependency detection and handling in a microprocessor with write buffer
Data dependency detection and handling in a microprocessor with write buffer
展开▼
机译:具有写缓冲区的微处理器中的数据依赖关系检测和处理
展开▼
页面导航
摘要
著录项
相似文献
摘要
A superscalar superpipelined microprocessor having a write buffer located between the core and cache is disclosed. The write buffer is controlled to store the results of write operations to memory until such time as the cache becomes available, such as when no high-priority reads are to performed. The write buffer includes multiple entries that are split into two circular buffer sections for facilitating the interaction with the two pipelines of the core; cross-dependency tables are provided for each write buffer entry to ensure that the data is written from the write buffer to memory in program order, considering the possibility of prior data present in the opposite section. Non-cacheable reads from memory are also ordered in program order with the writing of data from the write buffer. Features for handling speculative execution, detecting and handling data dependencies and exceptions, and performing special write functions (misaligned writes and gathered writes) are also disclosed.
展开▼