Planarized multi-level interconnect scheme with embedded low- dielectric constant insulators
展开▼
机译:嵌入式低介电常数绝缘子的平面多级互连方案
展开▼
页面导航
摘要
著录项
相似文献
摘要
A multi-level interconnect structure and method. A first plurality of interconnect lines (14) is located on an insulator layer (12) of semiconductor body (10). A first layer of low dielectric constant material (20), such as an organic polymer, fills an area between the first plurality of interconnect lines (14a-c). The first layer of low dielectric constant material (20) has a height not greater than a height of the first plurality of interconnect lines (14). A first layer of silicon dioxide (18) covers the first layer of low dielectric constant material (20) and the first plurality of interconnect lines (14).
展开▼