Reducing memory access in a multi-cache multiprocessing environment with each cache mapped into different areas of main memory to avoid contention

摘要

A cache control circuit reduces accesses of main memory in a multiple cache multiprocessing system. The circuit allows the use of multiple caches with a single central processing unit, and facilitates burst-mode operations.