Complementary metal-oxide semiconductor transistor logic using strained SI/SIGE heterostructure layers
展开▼
机译:使用应变SI / SIGE异质结构层的互补金属氧化物半导体晶体管逻辑
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method and a layered planar heterostructure comprising one of or both n and p-channel field effect transistors is described incorporating a plurality of semiconductor layers on a semiconductor substrate wherein one layer is silicon or silicon germanium under tensile strain and one layer is silicon germanium under compressive strain whereby n channel field effect transistors may be formed with a silicon or silicon germanium layer under tension and p-channel field effect transistors may be formed with a silicon germanium layer under compression. The plurality of layers may be common to both subsequently formed p and n-channel field effect transistors which may be interconnected to form CMOS circuits. The invention overcomes the problem of forming separate and different layered structures for p and n-channel field effect transistors for CMOS circuitry on ULSI chips.
展开▼